

Text: Fundamentals of Digital Logic with VHDL Design, 3<sup>rd</sup> Edition

Brown and Vranesic, 2009

Note: Schedule subject to change with appropriate notice to students.

Date		Topic	Reading
M	Sep 23	Introduction, Number Systems, Design Process	1.1-6, Notes
W	25	Terminology, Gates, Truth Tables, Boolean Algebra	2.1-5
F	27	Boolean Algebra, DeMorgan's Laws, Synthesis	2.5,6
M	30	Synthesis, Examples <b>(1:35)</b>	2.6-8
W	Oct 2	Logic Minimization, K-Maps <b>(1:35)</b>	4.1-4
F	4	K-Maps, Don't Cares, Entered Variable Maps <b>(1:35)</b>	4.1-4, Notes
M	7	Entered Variable Minimization	Notes
W	9	Logic Board Construction. Implementation Technology	Notes, 3.1-6
F	11	Logic Board Construction, Multiplexers	Notes, 6.1
M	14	Logic Board Debugging, Multiplexers	Notes, 6.1
<b>W</b>	<b>16</b>	<b>Service Day – No Class</b>	
F	18	Combinational Devices, Decoders and Demultiplexers	6.2-3
M	21	Code Converters, Arithmetic Circuits	6.4,5.1-6
W	23	Arithmetic Circuits, Midterm Review	5.1-6, Notes
<b>F</b>	<b>25</b>	<b>Mid-term Exam #1</b>	<b>Chaps 1-6</b>
M	28	Synchronous Systems: Models, Basic Memory	7.1-2, Notes
W	30	Latches	7.3
F	Nov 1	Flip-Flops	7.4-7
M	4	State Machines: Models, State Diagrams	8.1-3
W	6	State Machine Design Examples	8.1-3
F	8	State Machine Design Examples	8.1-3
M	11	Alternative State Machine Architectures	Notes
W	13	Registers and Counters, Class Project Discussion	7.8-11
F	15	Class Project Discussion, Test Review	
<b>M</b>	<b>18</b>	<b>Mid-term Exam #2</b>	<b>Chaps 7,8</b>
W	20	Video – Silicon Run I	
F	22	No Class	
M	25	Thanksgiving Vacation	
W	28	“ “	
F	30	“ “	
M	Dec 2	Project Work; VHDL Synthesis	Notes
W	4	Project Work	
F	6	Course Summary and Evaluation	Project Checkout
<b>T</b>	<b>10</b>	<b>Final Exam Time (10am – noon)</b>	